Abstract: An energy-efficient, area-efficient, high-accuracy and lowcomplexity switching scheme for successive approximation register (SAR) analogue-to-digital converter (ADC) is proposed. In the proposed switching scheme, both the first and the second comparisons don't consume switching energy, and all the rest of comparisons consume little switching energy. As a result, the proposed switching scheme achieves a 95.34% switching energy reduction and a 75% area reduction compared with the conventional method. In addition, only the least significant bit (LSB) is depended on the accuracy of V cm . Moreover, only two reference voltages are used for each capacitor, which lowers complexity of digital control logic.
Introduction
In recent years, successive-approximation register (SAR) analogue-to-digital converters (ADCs) have been preferred for low-power applications [1, 2, 3] . Among the building blocks in a SAR ADC, a capacitive DAC always consumes a significant part of the total power consumption [3, 4, 5] . Recently, several energy-efficient techniques have been developed to improve the power efficiency of DAC capacitor arrays [6, 7, 8, 9, 10, 11] . Compared to conventional technique [12] , Split Capacitor [6] , Set-and-down [7] , Wang [8] , Tri-level [9] , VMS [10] , Hybrid [11] reduce the switching energy by 37.48%, 81.26%, 90.61%, 96.89%, 97.66% and 98.83%, respectively. Tri-level [9] , VMS [10] and Hybrid [11] are great energy efficient with switching energy reduced by more than 95%. However, these schemes [9, 10, 11] have various drawbacks such as very high dependency on the accuracy of the middle reference voltage (V cm ) and high-complexity digital control logic. In this Letter, an energy-efficient and area-efficient switching scheme is proposed to reduce dependency on the accuracy of V cm and lower complexity of digital control logic.
Proposed switching scheme
To explain the operation of the proposed switching scheme, a 4-bit SAR ADC is used. The operation can be performed in four phases: 1 st comparison, 2 nd comparison, 3 rd to (N − 1) th comparison and N th comparison, as shown in Fig. 1 .
1 st comparison: the input signal is sampled on the top-plates of all capacitors via sampling switch, with the bottom-plates of the largest capacitors connecting to V ref and other capacitors to gnd. After sampling, the sampling switches are turned off. Then, the comparator performs the first comparison without consuming any switching energy (E 1 = 0). 
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C gnd 3 rd to (N − 1) th comparison: According to the comparator output, the corresponding capacitor on the lower side is switched from gnd to V ref and the other one (on the higher side) remains unchanged. For example, in the third comparison, the second largest capacitor on the lower side is switched from gnd to V ref while the other one(on the higher side) remains unchanged. The ADC repeats the procedure until the (N − 1) th comparison is completed. During the switching procedure, there is only one capacitor switch for each comparison, resulting in less switching activity and lower energy. Based on the switching energy calculation method in [6] , the switching energy of each comparison from 3 rd to (N − 1) th is derived as
N th comparison: In the N th comparison, the last capacitor on the lower side is switched from gnd to V cm while the other one (on the higher side) remains unchanged. When D 0 D N −2 =00 or 11, the switching energy in the N th comparison is negative. If the negative value is regarded as zero, the switching energy in the N th comparison is found to be
For the case of N -bit resolution, the average switching energy of proposed switching scheme is:
For example, when N =4, according to Eq. (3), the average switching energy is:
For Fig. 1 , there are 8 switching cases, and the switching energy of each case is as follows:
The average switching energy is the average of these 8 switching cases: (6) Therefore, Eq. (3) and Fig. 1 are consistent. Based on the proposed switching scheme, a N -bit SAR ADC is proposed, as shown in Fig. 2 . V cm is used as reference voltage for the last capacitor which is used for the N th comparison, thus reducing the number of unit capacitors by half. Only two reference voltages are required for each capacitor, which results in simple digital control logic and simplifies the design complexity. Fig. 3 shows the successive approximation waveform of the proposed switching scheme. The common-mode voltage shifts by V ref /4 in the second comparison. And then, the common-mode voltage will gradually approach V cm . Because of the change of common-mode voltage of the comparator during bit cycling, high CMRR of the comparator circuit is required.
V cm Fig. 3 . Waveform of the proposed switching scheme.
Comparison of switching schemes
The behavioural simulations of several switching schemes for 10-bit SAR ADC are performed in MATLAB. The average switching energy of the proposed switching scheme for 10-bit SAR ADC is 63.56 CV 2 ref which amounts to a reduction of 95.34% in the switching energy compared with conventional switching scheme [12] . Fig. 4 shows switching energy at each output code for different switching schemes. Table I and Table II show the comparison of several switching schemes for 10-bit SAR ADC. As shown in Table I and  Table II , switching schemes [9, 10, 11] show great energy efficiency and area efficiency at the expense of very high dependency on the accuracy of V cm and three reference voltages are required for each capacitor. The use of three voltages for each capacitor makes the digital control logic relatively highly complex. In the proposed switching scheme, only the least significant bit (LSB) is depended on the accuracy of V cm , and moreover, only two reference voltages are used for each capacitor. Furthermore, the common-mode voltage of the proposed switching scheme shifts by V ref /4 which is the same as that of VMS [10] , and less than those of the switching schemes [6, 7, 8, 9, 11] . Set-and-down [7] Wang [8] Tri-level [9] VMS [10] Hybrid [11] Proposed Fig. 4 . Switching energy against output codes. [12] 1363.3 Reference 2048 Reference Split capacitor [6] 852.3 37.48% 2048 0% Set-and-down [7] 255.5 81.26% 1024 50% Wang [8] 128 90.61% 518 74.7% Tri-level [9] 42.42 96.89% 512 75% VMS [10] 31.88 97.66% 512 75% Hybrid [11] 15 
Conclusion
An energy-efficient, area-efficient, high-accuracy and low-complexity switching scheme for SAR ADC is proposed in this Letter. The proposed switching scheme achieves an energy savings of 95.34% and an area reduction of 75% compared with conventional switching scheme. In addition, only the least significant bit (LSB) is depended on the accuracy of V cm , only two reference voltages are used for each capacitor and common-mode voltage shifts by V ref /4, resulting in a good trade-off among the energy-efficiency, areaefficiency, accuracy and complexity of the ADC.
